


| | | | | | | |
|---|--------------------|---|----------------------------|--------------------------|----------|-------------------------------|
| INFORMATION DISCLOSURE CITATION (Use several sheets if necessary) | | ATTY DOCKET NO. ITO.0553US (P16341) | | SERIAL NO. 10/634,153 | | |
| | | APPLICANT(S): WARD D. PARKINSON AND ALLEN BENN | | | | |
| | | FILING DATE: August 4, 2003 | | GROUP ART UNIT: 2827 | | |
| | | | | | | |
| U.S. PATENT DOCUMENTS | | | | | | |
| EXAMINER INITIAL | DOCUMENT NUMBER | DATE | NAME | CLASS | SUBCLASS | FILING DATE IF APPROPRIATE |
| W | A. 5,745,409 | 04/28/1998 | WONG ET AL. | 365 | 185.03 | |
| | B. | | | | | |
| | C. | | | | | |
| | D. | | | | | |
| | E. | | VIET Q. NGUYEN EXAMINER | | | |
| | F. | | | | | |
| FOREIGN PATENT DOCUMENTS | | | | | | |
| | DOCUMENT NUMBER | DATE | COUNTRY | CLASS | SUBCLASS | TRANSLATION YES NO |
| | G. | | | | | |
| | H. | | | | | |
| | I. | | | | | |
| | J. | | | | | |
| OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.) | | | | | | |
| W | K. | Hwang, Y.N., Hong, J.S., Lee, S.H., Ahn, S.J., Jeong, G.T., Koh, G.H., Kim, H.J., Jeong, W.C., Lee, S.Y., Park, J.H., Ryoo, K.C., Horii, H., Ha, Y.H., Yi, J.H., Cho, W.Y., Kim, Y.T., Lee, K.H., Joo, S.H., Park, S.O., Jeong, U.I., Jeong, H.S. and Kim, Kinam, "Completely CMOS-Compatible Phase-Change Nonvolatile RAM Using NMOS Cell Transistors," presented at 2003 19th IEEE Non-Volatile Semiconductor Memory Workshop, Monterey, California, February 26-20, 2003 | | | | |
| W | L. | Ha, Y.H., Yi, J.H., Horii, H., Park, J.H., Joo, S.H., Park, S.O., Chung, U-In and Moon, J.T., "An Edge Contact Type Cell for Phase Change RAM Featuring Very Low Power Consumption," presented at IEEE 2003 Symposium on VLSI Technology, Kyoto, Japan, June 12-14, 2003 | | | | |
| W | M. | Hwang, Y.N., Hong, J.S., Lee, S.H., Ahn, S.J., Jeong, G.T., Koh, G.H., Oh, J.H., Kim, H.J., Jeong, W.C., Lee, S.Y., Park, J.H., Ryoo, K.C., Horii, H., Ha, Y.H., Yi, J.H., Cho, W.Y., Kim, Y.T., Lee, K.H., Joo, S.H., Park, S.O., Chung, U.I., Jeong, H.S. and Kim, Kinam, "Full Integration and Reliability Evaluation of Phase-change RAM Based on 0.24 mm-CMOS Technologies," presented at IEEE 2003 Symposium on VLSI Technology, Kyoto, Japan, June 12-14, 2003 | | | | |
| W | N. | Horii, H., Yi, J.H., Park, J.H., Ha, Y.H., Baek, I.G., Park, S.O., Hwang, Y.N., Lee, S.H., Kim, Y.T., Lee, K.H., Chung, U-In and Moon, J.T., "A Novel Cell Technology Using N-doped GeSbTe Films for Phase Change RAM," presented at IEEE 2003 Symposium on VLSI Technology, Kyoto, Japan, June 12-14, 2003 | | | | |
| | O. | | | | | |
| | P. | | | | | |
| EXAMINER V. Nguyen | | DATE CONSIDERED 4/3/2005 | | | | |

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.



INFORMATION DISCLOSURE CITATION
(Use several sheets if necessary)

ATTY DOCKET NO.
ITO.0553US (P16341)

SERIAL NO.
10/634,153

APPLICANT(S)
Ward D. Parkinson et al.

FILING DATE:
August 4, 2003

GROUP ART UNIT:
2827

U.S. PATENT DOCUMENTS

| | | DOCUMENT NUMBER | DATE | NAME | CLASS | SUBCLASS | FILING DATE IF APPROPRIATE |
|---|----|-----------------|------------|--|-------|----------|-------------------------------|
| W | A. | 5,815,425 | 09/29/1998 | Wong et al. | | | |
| W | B. | 6,044,004 | 03/28/2000 | Kramer | | | |
| | C. | | | VIET Q. NGUYEN PRIMARY EXAMINER | | | |
| | D. | | | | | | |
| | E. | | | | | | |

U.S. PATENT APPLICATION PUBLICATIONS

| | | | | | | | |
|--|----|--|--|--|--|--|--|
| | F. | | | | | | |
| | G. | | | | | | |
| | H. | | | | | | |
| | I. | | | | | | |

FOREIGN PATENT DOCUMENTS

| | | DOCUMENT NUMBER | DATE | COUNTRY | CLASS | SUBCLASS | TRANSLATION | |
|---|----|-----------------|------------|---------|-------|----------|-------------|----|
| | | | | | | | YES | NO |
| W | J. | EP 0 788 257 | 08/06/1997 | Europe | | | | |
| W | K. | WO 93/04506 | 03/04/1993 | PCT | | | | |
| W | L. | WO 95/20224 | 07/27/1995 | PCT | | | | |
| W | M. | WO 03/058632 | 07/17/2003 | PCT | | | | |
| | N. | | | | | | | |

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

| | | |
|---|----|--|
| W | O. | A.F. Murray et al., A User's Guide to Non-Volatile On-Chip Analogue Memory, Electronics and Communication Engineering Journal, Institute of Electrical Engineers, London, GB, Vol. 10, No. 2, April 1, 1998, pgs. 53-63. |
| W | P. | T.F. Blake, Investigation of Ge ₂ Te ₂ Sb ₅ Chalcogenide Films For Use As An Analog Memory, Thesis, USA, March 2000, pgs. 1-107. |
| | Q. | |
| | R. | |
| | S. | VIET Q. NGUYEN PRIMARY EXAMINER |
| | T. | |
| | U. | |

EXAMINER

V. Nguyen

DATE CONSIDERED

4/3/2005

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.